Abstract-Size-based (SB) scheduling policies have been shown to improve response times of small flows, without degrading the performance of large flows. But these differentiating policies are designed for Output-queued switch architecture, which is known to have scalability issues. On the other hand, the bufferedcrossbar (BX) switch architecture is currently being pursued as a potential next-generation scalable switch architecture. This work looks into the problem of performing SB scheduling in BX switches. In particular, the design goals, w.r.t each output port, are (i) to transmit high-priority packet(s) as long as there is at least one present, and (ii) to respect the FIFO order among highpriority packets. In this direction, we propose to use PIFO queue at each crosspoint of a CICQ switch. The initial design presented as pCICQ-1 switch is simple and guarantees that packet-priorities are respected once they are in the crosspoint queues. But it does not maintain the FIFO order of high-priority packets, besides letting a bounded number low-priority packets to depart through an output, when there are one or more high-priority packets for the same output. To solve this, we propose an enhancement, as pCICQ-2 switch, that achieves both the design goals.
I. INTRODUCTION
In the recent years, along with the growth of the Internet, the focus has moved from controlling and providing QoS at packet-level to, what is now known as, flow-aware networking [1] , examples showing the impetus include [2] and [3] . Explicit arguments supporting the need for such a move were provided by Bonald et al. [4] . In this context, several works concentrated on improving flow response times using queueing models, once it was revealed that queues in the Internet can be modelled as processor-sharing (PS) queues at flow level [5] . In particular, size-based (SB) flow scheduling is advocated to improve response times of small flows without hurting the performance of large flows.
An SB scheduler, in general, gives priority to packets of 'potential' small flows. Like almost all QoS guaranteeing scheduling algorithms, SB scheduling policies have also been designed to be used at an Output-Queued (OQ) switch. OQ switch has queues only at the output ports, requiring packets to be switched instantly, without any delay, on their arrivals at the input ports. As this requires the switch fabrics as well as the output buffers to run at N times the line rates (where N is the number of switch ports), OQ architecture is unable to scale up with the product of line rates and port density. Nevertheless, it is used as a reference architecture, and designers of practical switch architectures, try to 'emulate' OQ switch.
In this work, we study how SB flow scheduling can be implemented on a scalable switch architecture, namely the Combined Input-Crosspoint Queued (CICQ) architecture [6] .
This work was done in the framework of the INRIA and Alcatel-Lucent Bell Labs Joint Research Lab on Self Organized Networks.
As the name suggests, CICQ switches have buffers at the crosspoints of a crossbar. This crosspoint-buffering decouples the inputs and outputs, thereby removing the need for complex centralized arbitration algorithms used in unbuffered crossbar switches. Therefore, such buffered-crossbar (BX) switch architecture is regarded as a potential candidate for the next generation scalable high-speed switch architecture.
SB scheduling at flow level is implemented as priority scheduling at packet level. In this framework, [7] and [8] propose solutions for supporting multiple priorities in BX switches. The former uses a single memory at each crosspoint, shared between multiple queues, thus causing buffer-hogging. The latter focuses on mapping more than two priorities on to reduced number of queues at the crosspoints. There has also been studies that showed how a BX can emulate an OQ switch [9] , in addition to those that study FIFO and priority queueing policies using competitive analysis [10] , [11] . But these works assume queues also at the output, in addition to input and crosspoint queues.
We propose a switch design for SB flow scheduling using PIFO crosspoint queues. The design objectives for such a switch are (i) to have strict priority scheduling at packet level, and (ii) to respect the FIFO order among high-priority packets. The initial simple design, pCICQ-1 switch, respects the priority of packets within an input-output pair, and also among different crosspoint queues for an output. But, under certain conditions, we observe that a low-priority packet can depart when there exists a high-priority packet in the switch for the same output. Besides, the high-priority packets destined to an output do not depart in the order of arrivals. To solve these, we propose an enhanced design, pCICQ-2 switch, that uses a sequence controller to respect the FIFO order of high-priority packets destined to the same output. In addition, we show that pCICQ-2 switch respects the priorities of all packets.
Next section briefs the necessary background. Section III describes the modification required at the input and crosspoint buffers for doing SB flow scheduling. The designs of pCICQ-1 and pCICQ-2 switches are described in sections IV and V, respectively; and their behaviours are analyzed in Section VI.
II. BACKGROUND

A. CICQ switch architecture
A CICQ switch architecture is shown in Fig. 1 . There are small buffers at the crosspoints, that enables running independent processors on each input, thus eliminating the need for a centralized scheduler. Besides, scheduling can be performed on variable-size packets, removing the need for packet segmentation and re-assembly required in unbuffered crossbars due to synchronous scheduling [12] . Therefore internal speedup is no more required, which in turn facilitates the removal of output buffers. CICQ switch also has VOQs at each input. A VOQ at input (port) i for output (port) j is denoted as VOQ i,j . Similarly, the buffer at the crosspoint formed by input i and output j is denoted as B i,j .
B. SB flow scheduling
Though literature has quite a few ways of prioritizing small flows so as to improve their response times (see [13] and references therein), we focus on the P S +P S model proposed by Avrachenkov et. al. [14] . It assumes an OQ switch. The queue at the output is divided into two: a high-priority queue, and a low-priority queue. Packets destined to an output, as they arrive, are classified into either of these queues depending on the threshold θ. The first θ packets of each flow are 'tagged' as high-priority packets, and they go to the high-priority queue, and the other packets are tagged as low-priority packets, and are sent to the low-priority queue. The low-priority queue is served only when the high-priority queue is empty. At packet level, this becomes strict priority scheduling, with packets of a priority level departing in FIFO order.
III. COMPONENTS FOR BUFFERING PACKETS
This section describes the modifications needed at the input and crosspoint queues of a CICQ switch, to facilitate SB flow scheduling (in both designs). For making the analysis simpler, we assume packets are of fixed-size, and arrive at the beginning of a time-slot. A time-slot is the time required to transfer the packet at the switch line-rate. Hence, time is taken as discrete slots. At any given time-slot t, not more than one packet can arrive at any input, and not more than one packet can depart through an output. Similarly, the time to transfer a packet from the input to the crosspoint is also one time-slot. The traffic is assumed to be admissible in the long run. Table  I gives the list of notations used here.
A. VOQ
The first step is to divide each VOQ i,j into two queues: VOQ Each input i has an associated scheduler, IS i , that selects a VOQ to be dequeued at every scheduling instance. We elaborate more on this later. At this point, it suffices to say that a high-priority VOQ will be selected for dequeueing as long as there is a high-priority packet at the input.
B. Crosspoint queue
There are N 2 crosspoints queues. If these crosspoint queues are FIFO queues, then it is possible that a high-priority packet might be blocked by a low-priority packet in front of it. Instead, we propose to use a Push-In-First-Out (PIFO) queue at the crosspoints [15] . With a PIFO queue, an arriving packet can be 'pushed' into an arbitrary position depending on a criteria. The dequeueing operation is performed at the queue head. By using such a queue, one can implement many QoS guaranteeing policies, as most of them determines a specific departure order of packets in the queue; and this can be achieved using a PIFO queue. This also removes the need for multiple queues for multiple priority levels, at the crosspoints. Though a PIFO queue is more complex than a FIFO queue, recent research works have shown that a highly-scalable PIFO architecture can now be realized in hardware [16] .
To make use of the PIFO queue, we need one bit of information in every packet: a bit to denote if the packet is of high priority or low priority. An arriving packet is classified as high priority or low priority; this is indicated in its header using a one-bit information (for example, '1' indicating high priority and '0' indicating low priority). The input scheduler, as usual, selects the head-of-the-line (HOL) packet from VOQ h i,j , or from VOQ l i,j if the former is empty, and sends it to be queued at the crosspoint B i,j . Definition 3.1: PIFO queueing policy The crosspoint logic reads the priority bit; and enqueues the packet at the end of the queue if it is of low priority, or else, the packet is queued behind all the high-priority packets, but ahead of all low-priority packets. For dequeueing, the HOL packet is read out.
This ensures that, within an input-output pair, all packets of the same priority, leave in the order they arrived. If the crosspoint queue is full with low-priority packets, an arrival of a high-priority packet 'knocks off' the low-priority packet in the tail. Though this avoids the buffer hogging by low-priority packets, dropping packets in the crosspoints is not advisable. Such drops can be avoided during low-traffic regime, by input-crosspoint coordination, and is justified during high-load regime in SB flow scheduling.
IV. PCICQ-1: CICQ USING PRIORITY-INDICATOR VECTOR
There are two schedulers: input scheduler and output scheduler. The input scheduler IS i associated with each input i, selects and dequeues one of the VOQs at each scheduling instance. Output scheduling refers to the selection of one of the N crosspoint queues to dequeue for one particular output. OS j is the output scheduler for the output port j.
A. Output scheduling
Once a queue B i,j is selected by OS j , the packet at the head of B i,j is dequeued and transmitted through the output line. The scheduling policy used by the output scheduler determines the order in which the crosspoint queues are selected, and hence, also determines the order in which packets depart the switch. Note that, since the queues at the crosspoints are PIFO queues, no low-priority packet from B i,j will depart before the departure of high-priority packets in B i (if any). But depending on the scheduling policy, a low-priority packet from B i,j can depart before a high-priority packet from B k,j , where k = i. This, for example, can take place if a simple round-robin (SRR) scheduler is used for output scheduling. In SRR scheduling, if the currently served queue is i, the next queue to be served is (i + 1) mod N .
This mis-ordering of priority packets can be avoided by using a one-bit priority indicator, PI i,j , for each crosspoint. The logic associated with the crosspoint CP i,j updates PI i,j , when a packet departs from B i,j . If the HOL packet is a highpriority packet, PI i,j is set to '1', or else, it is set to '0'. Let PI j denote the vector < PI 1,j , PI 2,j , . . . , PI N,j >. After dequeueing a packet, scheduler OS j reads the PI j vector to take the scheduling decision.
Definition 4.1: Output scheduling using PI vector At each scheduling instance, OS j , selects a queue from a set H j based on a criterion χ 1 , where
The scheduler dequeues from the selected crosspoint queue.
The criteria χ 1 and χ 2 to select a queue from a set of queues can be, for example, queue holding Oldest-HOL-Packet first, or Longest-Queue-First, or round-robin within the set of queues. Fig. 2 illustrates the scheduling, where χ 1 = χ 2 , and the criterion used is round-robin within a queue-set. The order of departures (B 1,j , B 3,j , B 1,j , B 2,j , B 4,j , B 2,j , B 4,j ) is shown on the directed lines, for a period where there is no new arrival.
Within a priority level, even if the packets come from different inputs, once they are in the crosspoint queues, the priority scheduler ensures that, a low-priority packet does not leave when there exists at least one high-priority packet in the crosspoint queues.
B. Input scheduling
The input scheduler should complement the output scheduler with an appropriate policy to minimize the number of low-priority packets departing at an output when there are one or more high-priority packets destined to the same output. As a necessary criterion, the input scheduler should schedule a high-priority VOQ as long as there is a high-priority packet at the input. The decision regarding which among the highpriority VOQs should be dequeued, can be based on some criterion like discussed above. The criterion χ 1 influences the delay for an HOL packet. Definition 4.3: ∆ h : Maximum waiting time (in number of time-slots) for an HOL packet at a high-priority VOQ ∆ h is the maximum time (in number of time-slots) an HOL packet of a high-priority VOQ waits to be enqueued in the corresponding crosspoint queue. This time is dependent on the criterion χ 1 , and also the time needed to transfer the packet from the input to the crosspoint queue.
C. Discussion
The pCICQ-1 switch has a simple design that respects the priority of packets in the crosspoint queues. The additional memory required when compared to a CICQ switch is only N bits for the priority indicators. The pCICQ-1 switch still does not guarantee that a low-priority packet will not leave through an output port, when there exist one or more high-priority packets destined to the same output in the switch. For example, consider the following scenario. If there are only low-priority packets destined to an output j, the output scheduler will send those packets one after the other. A new high-priority packet arriving at the input for output j at time t, has to wait for at least one time-slot to reach the the crosspoint, during which a low-priority packet will depart through output j. Note that, such a scenario will not occur in an OQ switch, as the highpriority packet will be available at the output queue instantly at the arrival time t, thus allowing the transfer of no more lowpriority packet (until the high-priority packet is transferred).
Besides, the output scheduling using PI vector does not meet the second design goal of maintaining the FIFO order among high-priority packets destined to the same output. In the following section, we propose means to achieve this.
V. PCICQ-2: CICQ USING SEQUENCE CONTROLLER
Observe that, what the output scheduler requires for dequeueing high-priority packets in the order of arrivals, is the relative order of arrivals of those packets, and not the exact arrival time-stamps. Therefore, a simple method is maintaining the order of packet arrivals at the output scheduler using an identifier for each input. We propose the following solution.
There is a sequence controller, SC j , for each output j. It maintains a FIFO queue called ASH j that holds the input port identifiers to reflect the Arrival Sequence of High-priority packets destined to output j. Each input card, on the reception of a high-priority packet, informs the SC corresponding to the output, the packet-arrival event. This can be achieved in a distributed way, for scalability. Let δ be an interval less than or equal to a time-slot. Definition 5.1: Two-phase SC operation Every crosspoint CP i,j maintains a one-bit register R i,j . Input i informs CP i,j , when a high-priority packet arrives for output j. CP i,j updates R i,j -ensuring R i,j is '1' if there was a signal from the input, or '0' otherwise. The above operations are done in the first δ/2 period. In the second δ/2 period, SC j reads these registers (R * ,j ), and for each i such that R i,j = 1, it enqueues the identifier i into ASH j queue.
The two-phase SC operation is done in every time-slot. Observe that the SC operation can be done while the packet is being buffered at the input, as the input needs only the header information to decide the priority of the packet.
A. Output scheduling Definition 5.2: Output Scheduling using SC (OSSC)
If ASH j is not empty, OS j dequeues from ASH j , the index of the crosspoint queue to be dequeued. If ASH j is empty, it selects one of the crosspoint queues based on a criterion χ. It then dequeues from the selected crosspoint queue.
We illustrate the working using an example. Consider Fig. 3 . Each packet is represented as π(P ), A(P ) where π(P ) ∈ {L, H} indicates the priority, and A(P ) is the arrival time of packet P 1 . The arrival times show the arrival order of the packets currently in the crosspoint queues. This means, packet L, 1 in B 2,j is the first to arrive at the switch among all other packets currently in the crosspoints B * ,j . Also, observe the arrival order of packets in B 1,j . The second packet, L, 3 , of B 1,j arrived at the switch before the first packet H, 4 . But as the latter has higher priority than the former, it is pushed ahead of the low-priority packet.
There are three high-priority packets in the crosspoints, one at B 1,j and two at B 3,j ; and their relative arrival order is stored in ASH j using the corresponding input port identifiers. This means, among the high-priority packets in the switch, the first packet that arrived is queued in B 3,j , the second in B 1,j , and the third in B 3,j . The scheduler in this case, first schedules B 3,j , then B 1,j , and finally B 3,j . During this time, if no high-priority packet arrived to the switch, the scheduler will select one of the crosspoint queues based on the criterion for dequeueing low-priority packets. In the example here, we assume round-robin policy when there is no high-priority packet in the crosspoints. Hence, the order of dequeueing of low-priority packets is shown as B 1,j , B 2,j , B 4,j , B 4,j .
B. Input scheduling
For the OSSC to be work-conserving, the queues whose identifiers are at the head of the ASH queue should be nonempty. That is, if OS j dequeued i from its ASH j , then the 1 Arrival times here, are not used for scheduling, but only for explanation. During the two-phase SC operation, at the end of first δ/2 time period, crosspoints CP * ,j read the set of registers R * ,j (refer Fig. 4) . Then, using the length of ASH j (len(ASH j )) at the beginning of the current two-phase period and values in the register set, each crosspoint CP i,j computes the 'dequeue time' DT for the packet P h . Definition 5.3: Dequeue time of a packet P h that arrives at time t at input i for output j: DT
where R i,j (t) is the value of R i,j at time t.
If multiple inputs had arrivals of high-priority packets for an output at the same time, the following rule is adopted -the one with the lower input port identifier leaves earlier. This is computed by each crosspoint logic independently. For example, let len(ASH j ) be M at the time of arrivals of high-priority packets at inputs 1, 3 and 4 for output j. Then, CP 1,j , CP 3,j and CP 4,j will respond to inputs 1, 3 and 4, respectively, with M, M + 1 and M + 2.
Next, we define a time-line for a high-priority packet P h . Definition 5.4: Time-line of a high-priority packet: τ For a high-priority packet P h that arrived at input i for output j, τ (P h , A(P h )) = DT (i, j, A(P h )), obtained from CP i,j . Time-line of a packet decreases one per time-slot. For completeness, if P h has not arrived until time t, τ (P h , t) = ∞; similarly, if P h has departed before time t, τ (P h , t) = −1. The low-priority packets are transferred only when there is no high-priority packet in the input. Hence, the selection of a low-priority VOQ can be based on some criterion, e.g. LQF.
Consider the special case when CP i,j responds with DT = 0 for a high-priority packet P h . This means that, P h is the next packet to be switched out through the output j. But, the packet will take at least one time-slot to be switched from the input to the crosspoint buffer, thus delaying its departure. A solution to this is to use 'cut-through' switching, where a packet from the input can go directly to the output, without being queued in the intermediate crosspoint buffer.
Observe that, at any time-slot, there is not more than one arrival at an input. Though there can be multiple inputs which have arrivals at the same time for the same output, only one will get a response DT = 0 (as only one packet can be transmitted through the output during one time-slot).
Vi,j(t)
Set of packets in VOQ i,j at time t V h i,j (t) Set of packets in VOQ h i,j at time t Bi,
j(t)
Set of packets in Bi,j at time t B h i,j (t) Set of high-priority packets in Bi,j at time t
Hi,j(t) V
Set of packets in ASH at time t I(P, Q, t)
Index of packet P in queue Q at time t   TABLE II  TABLE OF NOTATIONS (II). Therefore, at any time-slot, there is not more than one cutthrough switching associated with each input and each output.
Before defining the input scheduling policy, we define the time-line of VOQ h i,j as the time-line of its HOL packet. Definition 5.5: Input scheduling policy At every scheduling instance, the scheduler IS i at input i does either of the following:
• For a high-priority packet P h , if τ (P h , A(P h )) = 0, P h is sent directly to the output using cut-through switching; • Else, from among VOQ h i, * , the VOQ with minimum timeline is selected. In the absence of high-priority packets at the input, the scheduler selects a VOQ from the lowpriority VOQs based on a criterion χ. The scheduler dequeues the HOL packet of the selected VOQ. We assume the input scheduling achieves the following. Assumption 5.6: Switching high-priority packets at input: For every high-priority packet P h with A(P h ) = t,
• If τ (P h , t) = 0, the input scheduler uses cut-through switching to send it directly to the output;
• If τ (P h , t) = 0, the input scheduler completes transfer of the packet to the corresponding crosspoint queue latest by timet, such that τ (P h ,t) ≥ 0.
The above assumption is valid for a work-conserving input scheduler or and infinite size crosspoint queues.
C. Discussion
As we will show in the next section, pCICQ-2 respects the priority of packets conditioned on the Assumption 5.6, and also maintains FIFO order for high-priority packets. On the negative, the ASH queue should have enough size to hold the identifiers for the maximum number of high-priority packets that can be in a switch for a particular output.
VI. ANALYSIS
This section analyses pCICQ-1 and pCICQ-2 designs proposed for SB scheduling. Table II gives the notations for timedependent variables we use further in this work. A note on I(P, Q, t): if P has not arrived at Q before t, I(P, Q, t) = ∞; and if P has departed from Q before t, I(P, Q, t) = 0.
A. pCICQ-1 switch Lemma 6.1: For any two packets, P
Proof:
Therefore, by the definition of input scheduling policy (Def. 4.2) and PIFO queueing policy (Def. 3.1), P h 2 will be pushed behind P h 1 at the crosspoint buffer B i,j . That is,
From output scheduling policy (Def. 4.1), (1), (2) and (3),
The output scheduler OS j will select for dequeueing at time t, a queue having a low-priority packet at the head, only when ∪
The proof is trivial from the definition of output scheduling policy using PI vector, Def. 4.1.
Lemma 6.3:
The maximum number of low-priority packets that will depart through output j, when there exist one or highpriority packets destined to output j, is bounded by ∆ h , the waiting time of a high-priority HOL packet in a VOQ.
Proof: Let t be the earliest time when OS j has finished dequeueing high-priority packets during a busy period, and selects a low-priority queue for dequeueing the next packet. By Lemma 6.2,
That is, there is no high-priority packet in the crosspoint queues, B * ,j , at time t. So, if there is a high-priority packet in the switch destined to output j, it is in the VOQs. Let it be in VOQ h i,j . This means, V h i,j (t) = ∅. But, the maximum time a high-priority HOL packet has to wait before being transferred to B i,j is ∆ h by Def. 4.3. Therefore,
Once a high-priority packet reaches a crosspoint queue, the output scheuduler (by Def. 4.1) will no more choose a lowpriority packet for dequeueing. Therefore, the maximum number of low-priority packets that can depart the switch when there is one or more high-priority packets is ∆ h .
B. pCICQ-2 switch
Lemma 6.4: In pCICQ-2 switch, for any two packets,
The proof here is similar to that for Lemma 6.1 with the input and output scheduling policies replaced by that of pCICQ-2 switch.
Lemma 6.5: If a packet P h that arrived at input k destined to output j has τ (P h , A(P h )) = n, then,
• the number of high-priority packets that depart through output j before P h and after time A(P h ) is n;
• P h departs at time A(P h ) + (n + 1). Proof: Due to space limitation, we refer to an internal report for the proof [17] . Lemma 6.6: For any two packets, P
Proof: Without loss of generality, assume P h 1 arrived at input i 1 , and P h 2 at input i 2 . Since P h 1 , P h 2 ∈ H j (t), both are destined to the same output, and also arrived at or before time t. There are two possible scenarios:
Since time-line of a packet decreases one per time-slot (Def. 5.4), τ (P
1 departs at time t 1 + η 1 + 1 which is equal to t 2 + (η 1 − t ) + 1; and P h 2 departs at time t 2 + +η 2 + 1.
Therefore, once a high-priority packet P h enters the pCICQ-2 switch for an output j, it is sure that no high-priority packet that arrives after P h for the same output, will leave the switch before P h . Lemma 6.7: The output scheduler OS j will select for dequeueing at time t, a queue having a low-priority packet at the head, only when ∪ • high-priority packets depart an output in FIFO order;
• a low-priority packet departs the switch through output j, only when there exists no high-priority packet destined to output j in the switch. Proof: The first part comes from Lemma 6.6. To prove the second part, assume that a low-priority packet departs the switch through output j at time t, when there is at least one high-priority packet destined to the same output. Then, from Lemma 6.7, ∪ N i=1 B h i,j (t) = ∅. Therefore, there is no high-priority packet at the crosspoints. Besides, according to the output scheduling policy, Def. 5.2, ASH j (t) = ∅ Therefore, there exists no high-priority packet in any VOQ for output j at time t; i.e., ∪ N i=1 V h i,j (t) = ∅. Hence, there exists no high-priority packet in the switch at time t destined to output j, which is a contradiction. Therefore, a low-priority packet departs a switch only when there exists no high-priority packet in the switch destined to the same output.
VII. CONCLUSIONS The analysis for pCICQ-1 switch shows that high-priority packets between an input-output pair follow FIFO order. The low-priority packets do not depart through an output if there is at least one high-priority packet in the crosspoints. Depending on the criteria used for input scheduling policy, one or more low-priority packets can depart through an output port, during the time a high-priority packet takes to reach from the input to the crosspoint. This time is can be reduced using cut-through switching, as it nullifies the time to transfer the high-priority packet from the input to the crosspoint queue.
The pCICQ-2 switch maintains the FIFO order of highpriority packets destined to the same output, thanks to the sequence controller. For the stricter constraint of respecting packet priority, we see that an input scheduler dequeueing packets before their time-lines is needed. In future, we will look into specific scheduling policies that achieve this task. Similarly, it is interesting to explore multi-priority strategies using PIFO crosspoint queues.
